The block diagram of this sensor is shown in Figure 1 .
Introduction
The demand for a low-noise (for capturing a clear image in low-light conditions), high speed (for slowmotion applications and a reducing rolling shutter distortion) plus high-resolution (for formats beyond 4K) CMOS image sensors is still increasing. In addition, the emerging camcorder market typified by a hands-free requires the simultaneous capture of still and moving images. For simultaneous capture of still and movie images, a seamless mode change has been proposed 1) , but it is necessary to convert the still image (full pixel data) to a moving image (2×2 binning data) by an external Digital Signal Processor (DSP).
To improve the noise performance, the conventional ways are a dynamic response pixel using a switchable floating diffusion conversion gain 2) and a preamplifier at the foremost stage of the readout circuitry with a high analog gain 3) . However in the first instance it decreases the photo diode area and the latter increases the chip size because of an additional amplifier circuit. On the other hand, the image sensor using a pseudo-multiple sampling has been proposed without an additional circuit 4) . However, the noise reduction effect is insufficient due to the non-uniformity of the Correlated Double Sampling (CDS) period. This paper presents a 1/1.7-inch 20Mpixel backilluminated stacked CMOS image sensor with two simultaneous output streams and a low-noise output plus high-speed readout using data compression. The parallel multiple sampling is realized not only without expanding the each CDS period but also without increasing the chip size by utilizing a stacked structure.
The data compression enables high speed readout with a low-noise and a good power efficiency.
interface with an Embedded Clock (SLVS-EC). Four pixels share a floating diffusion and two vertical signal lines (VSL) are assigned to each pixel column. To achieve a low-noise and a high-speed readout, the sets of the two ADCs for each pixel column are located at the top and bottom sides of the pixel array. That is, the number of integrated ADCs is twice as the number of columns in the pixel array. The ADC employs the hybrid column counter 5) operating with 936MHz clock. The speed of the SLVS-EC interface is 2.3Gb/s/lane.
SLVS-EC Lane information
The SLVS-EC Lane information of the two simultaneous output streams and one-output stream plus frame information in the header are shown in On the other hand, the parallel multiple sampling data and compression data outputs as a one-output stream at six Lanes and eight Lanes, respectively. To reduce the power consumption, the multisampling mode sets to standby both Tx-Link2 and 2Tx-Phy. Figure 3 is a block diagram of column ADC for two simultaneous output streams. The two simultaneous output streams are realized by using one comparator, hybrid counter, two data latches and a logic circuit. The sensor achieves this feature by switching the data path from a hybrid counter to a data latch and from a data latch to a logic circuit. By switching the data path the main and sub stream data are sorted out before logic circuit.
Two simultaneous output streams
The access of the pixel readout is realized by selecting the row such as the color-line readout sequence in the nesting scan. It becomes R1R2G1G2 order. This access and timing chart are shown in Figure 4 .
The Data latch circuit stores the R1 and R2 data after AD converts the R1 and R2 signal. And then the binning process is completed by the logic circuit in the N+2 XHS timing. The G1 and G2 processing are also done by the same sequence. On the other hand, the all pixel scan mode should output physical pixel layout order.
Therefore R2 and G1 data has to be sorted out from R1R2G1G2 to R1G1R2G2. By using this method, the all pixel scan mode (Full) and binning mode (2x2) can output simultaneously. 
Parallel Multiple sampling circuit
The parallel multiple sampling scheme is realized by a set of two ADCs that consist of two comparators, counters and DAC. Two ADCs convert the same pixel signal output (VSL) to digital data by using a CDS technique. After converting from an analog to a digital data, these data are averaged in the digital domain. This circuit is shown in Figure 5 .
The In contrast to that, this paper can verify the multiple sampling effects by optimizing the difference of conversion timing without considering the limitation of the bandwidth. Figure 6 shows the timing diagram and this describes the difference of the two conversion timings is ∆T. As compared to previous pseudo-multiple sampling report 4) , each CDS period can be set the same.
The double column ADC architecture can reduce the noise by using parallel multiple sampling.
Measurement
The obtained random noise data by averaging the As shown in Figure 9 , the improvement of the row temporal noise at all the inclusive analog gain conditions can be achieved due to the noise averaging effect. Figure 10 indicates the sensor linearity, which shows the comparison of linearity between a normal single readout and a parallel multiple-sampling readout. The 
Data compression
To achieve 16Mpixels 120fps at 10bit is required for 12 Lanes of SLVS-EC. The Lane increase will cause some difficulty of the implementation and assembly. So, this sensor can output the data with 8 Lanes by using the data compression. Figure 11 shows a PSNR comparison of the each color data's compression performance as compared to SMIA comp6.
Based on the resolution chart, the difference between this work and SMIA Comp6 is more than 6dB. In addition to that, a total PSNR of this work is more than 60dB after reconstruction. Figure 12 is the visual comparison of the reproduced image. The difference between the original image and the reconstructed image which compresses from 10bit to 6bit and decompresses from 6bit to 10bit is not visible to the eye.
Chip specification
The chip micrograph is shown in Figure 13 . The chip size is 9.31mm (H) x 6.84mm (V). The chip size of the 
Conclusion
In conclusion, this paper presents a 1/1.7-inch 
